An ultra-wideband amplifier MMIC has been demonstrated for the Ultra-Wide-Band (UWB) standard with InGaP/GaAs Heterojunction Bipolar Transistor (HBT) technology. The fabricated MMIC chip size is only 0.53 mm by 0.93mm. The amplifier MMIC includes all matching circuits on the chip. This amplifier MMIC is applicable to both a UWB low noise amplifier and a UWB transmitter amplifier by changing the collector current. The operating bias currents are 15 mA for a low noise amplifier and 30 mA for a transmitter amplifier. The collector bias voltage is 3.0 V. The MMIC as a transmitter amplifier exhibits a gain of 16 +/-1 dB and a third-order intercept point at the input (IIP3) of 0 dBm with 6.0 and 6.01 GHz signals with equal amplitude level. As a low noise amplifier, the MMIC exhibits a noise figure of less than 3.7 dB from 3.1 to 10.6 GHz.
A wide band amplifier MMIC using a Darlington configuration has been demonstrated for the Ultra Wide Band (UWB) standard with InGaP/GaAs Heterojunction Bipolar Transistor (HBT). The vision for the UWB products is possible to connect personal devices with integrated wireless network. One of the design challenges for the UWB system is the high operating frequencies (3.1-10.6 GHz). It requires high linearity of the transmitter amplifier and low noise figure of the front-end low noise amplifier.
In the UWB application, high maximum frequency of oscillation (f MAX ) is required of the transistors. It is effective to increase cut-off frequency (f T ) and to reduce base resistance and base-collector capacitance. InGaP/GaAs HBTs have a distinct advantage for realizing such circuits as VCOs, power amplifiers and low noise amplifiers. Therefore, in this paper we employed InGaP/GaAs HBT technology. In our HBT, it realizes an f T of around 100 GHz and an f MAX of over 100GHz with a breakdown voltage of around 10V.
"Distributed amplifier" is suitable for wide band amplifiers. The dc current consumption, however, it is large, and the gain is not so high. Thus, we adopted a negative feedback amplifier topology in this work. Figure 1 shows the equivalent circuit of the wide amplifier MMIC in this work. Re is an emitter regeneration resistor and it provides broad band matching 50 ohm system. However, in the ultra wide band, it is not sufficient for the amplifier to match 50 ohm system. Thus, we added a parallel feedback circuit using a resistor (Rf).
The fabricated chip size is 0.53 mm by 0.93 mm. The amplifier MMIC includes all matching circuits on the chip. The operation bias currents are 15 mA for low noise application and 30 mA for power application. The collector operating voltage is 3.0 V. The amplifier MMIC exhibits a gain of 14 dB +/-1 dB and a third-order intercept point at the output (OIP3) of 20 dBm with 6.0 and 6.01 GHz equal amplitude level signals in the linear operating mode. Also, the amplifier MMIC exhibits a noise figure of less than 3.7 dB from 3.1 GHz to 10.6 GHz in the low noise operating mode. Figure 2 shows measured frequency response of the gain and VSWRs of a fabricated amplifier in the low noise operating mode. Figure3 shows measured two-tone IM3 characteristic in the power operating mode. 
Introduction
The long term vision for Ultra-Wide-Band (UWB) products is to enable personal devices with integrated wireless connectivity. This requires 110, 200 and 480 Mbps at 10 m. One of the design challenges for the UWB system is the high operating frequencies (3.1-10.6 GHz)
(1) . The UWB transceiver must have complexity similar to Bluetooth, in order to meet the stringent requirements of the IEEE 802.15.3a standard, even though it operates at a much higher bit rate. The low noise amplifier and transmitter power amplifier are the key components in addition to the fast switching PLL and the high bandwidth sampling rate A/D converter. The UWB spectral mask for indoor communication systems shows the maximum average output power is limited to -41.3 dBm (1) .
Nevertheless the required linearity of the transmitter is far higher because peak power value is calculated to be about +2 dBm. Thus, high linearity is required of the transmitter amplifier. In the receiver, a total noise figure of about 7 dB is required (2) . Hence, less than 4 dB noise figure is required of the front-end low noise amplifier. Si CMOS devices are continuing scaling down. Using 0.18 µm CMOS technology, an amplifier which had a gain of 10.4 dB and a noise figure of 4.2 dB from 2.4 to 9.5 GHz frequency band was reported (3) . Moreover, an amplifier implemented in 0.13 µm CMOS technology exhibited a gain of 13 to 17 dB, a 3dB bandwidth of 8 GHz and 1 dB gain compression point of 3.5 dBm (4) . However, the dc consumption is really 100 mW, and 3-dB bandwidth is 8 GHz which is 2.6 GHz lower than that of UWB specification. Thus, current Si CMOS technologies are not sufficient to meet the technological requirements. In near future, it is expected that 90-65 nm CMOS technologies are available for microwave ICs. These CMOS technologies could have an f T of over 100 GHz with a breakdown voltage applicable to UWB transceivers. Thus, there are some possibilities that the CMOS technologies are used for UWB applications. A SiGe amplifier recently reported has a gain of 18 dB and a noise figure of 4.5 dB over the bandwidth from 3.1 to 10.0 GHz (5) .
Hence, SiGe is superior to Si CMOS. Moreover, InGaP/GaAs HBTs exhibit high f T and high break down voltage, simultaneously (6) . In this work, from a performance point of view, we adopted InGaP/GaAs HBT technology. As aforementioned, since the output power of UWB is very small, we have developed a wideband amplifier applicable to both the front-end low noise amplifier and the transmitter amplifier with changing the bias current.
In this paper, first, the InGaP/GaAs HBT technology used in this work is presented. Next, the amplifier MMIC circuit design and implementation are described and finally the amplifier MMIC performance is summarized.
InGaP/GaAs HBT Technology
High maximum frequency of oscillation (f max ) is required of the transistors for UWB applications. To achieve high gain, it is crucial to obtain high cut-off frequency (f T ) with a low base resistance and a low base-collector capacitance. In our HBT structure the collector is 500 nm thick, and the base is 50 nm thick with a sheet resistance of 250 ohm/sq. The epitaxial layers were grown by Metal-Organic Chemical Vapor Deposition (MOCVD), and self-aligned base ohmic contact technology was used. To reduce the base resistance, self-aligning the base contact to the emitter contact was adopted. The base-collector capacitance was reduced by side etching of the external base region. A SEM photograph of a fabricated HBT is shown in Figure 1 . The HBTs have an emitter finger width of 1 µm and a finger length of 20 µm. 
MMIC Circuit Design and Fabrication
The first step of designing a wideband amplifier is to select semiconductor devices, e.g., Si CMOS, SiGe BiCMOS, GaAs based HBT, etc. From a performance point of view, we adopted InGaP/GaAs HBT technology. The next step is to determine the circuit topology. The popular circuit topology for wideband amplifiers is the "distributed amplifier" (4) (7) . Although this configuration is very suitable for wideband amplifiers, the dc current consumption is large, and the gain is not high. Thus, the distributed amplifier topology is not adequate for mobile communication systems regardless of semiconductor device technologies. Silicon technology with simple LC matching circuits has been developed to wireless systems (8) . Si CMOS ICs, however, are employed in narrow-band systems, where limited gain and increased parasitic capacitances are tolerable because the operation frequencies are not so high (typically under 5 GHz) and the matching circuit is tuned for the frequency band of interest. Currently reported wideband technique is "ladder network reactive matching" which is basically well-known technique (3)(5) .
Both circuits employed series inductive feedback and LC ladder networks. The reason of employing reactive matching circuits are probably that the transistor gain is not enough over the bandwidth (3.1-10.6 GHz), especially near 10.6 GHz. The ladder network is well known and good approach, however, (1) insertion loss of spiral inductor is very large.
(2) stability analysis of the amplifier is complicated.
(3) chip size becomes large due to many spiral inductors. Instead of the LC ladder network, negative feedback topology is effective as follows:
(1) wideband operation is easily obtained.
(2) the amplifier is stable. (3) chip size is very small. Thus, we adopted a negative feedback amplifier topology as a core circuit, as shown in Figure 3 .
Although the circuit in Figure 3 looks like Darlington amplifier with a resistive feedback, it is not true. In general Darlington amplifier, since R e is very large resistor (over several kohm) or a diode, almost emitter current of Q1 flows into the base of Q2. However, R e in the core circuit is a degenerated resistor to provide wideband matching to a 50 ohm system. R e in the core circuit is a matching component in this work. So, almost emitter current flows into R e . Thus, transistor Q1 is the first stage amplifier and the bias circuit of transistor Q2. Q2 is the second stage amplifier.
From our first calculation, as it is found that R e is not sufficient for amplifier to match 50 ohm system, a feedback resistor (R f ) is added between the base of Q1 and the collector of Q2. The input and output matching condition to 50 ohm is Our objective is to develop a wideband amplifier which could operate for both the front-end low noise amplifier and the transmitter amplifier with changing the bias current. It was determined that the total bias current of the low noise amplifier was 15 mA and that of the transmitter amplifier was 30 mA. The emitter size of the first stage HBT is 1.0 µm × 20 µm × 1 finger, and that of the second stage HBT is 1.0 µm × 20 µm × 2 finger. Considering two operation of this amplifier, it is determined that R e = 120 ohm and R f = 470 ohm. The core circuit VSWRs are less than 3 over the UWB frequency band (from 3.1 to 10.6 GHz) at a collector current of both 15 mA and 30 mA. The gain of the circuit is 17 dB at 15 mA and 20 dB at 30 mA over the UWB frequency band.
Finally, two bias circuits, which are partial circuits of impedance matching, were added to the core circuit, as shown in Figure 4 . The inductor at the input cancels the base capacitance of Q1 at high frequencies, and the inductor at the output improves the output VSWR around 10 GHz. Since the output LC circuit is a high pass type circuit, it is effective for the amplifier gain to be flat across the pass band. Q of spiral inductor on GaAs substrate is higher than that on Si. So, the insertion loss of two inductors is not so high. There are five capacitors for dc cut and bypass. Thus, the amplifier has a resistive feedback cascade topology and does not employ LC ladder circuits. Figure 5 illustrates calculated frequency response of the wideband amplifier at a collector voltage of 3.0 V and a total current of 15 mA (low noise amplifier mode). It is predicted that the amplifier MMIC has a gain of 17 to 18 dB with an input and output VSWR of less than 2.3 over the band width. Figure 6 shows calculated third order intermodulation distortion at a total current of 30 mA using Agilent ADS (transmitter amplifier mode). The frequencies of the input signals are 6.0 GHz and 6.01 GHz. It is predicted that the small signal gain is 20 dB and the intercept point at the input is around 3 dBm. Figure 7 shows a photograph of a fabricated amplifier MMIC. The chip size is only 0.53 mm by 0.93 mm. The metal thickness is about 7 µm, leading to decrease the matching loss. There are several via holes to connect the surface to the back of the wafer. The chip thickness is 70 µm. These via holes are effective to increase the amplifier gain in higher frequency range.
Measured Performance
The measurement of the wideband amplifier MMIC was carried out on-wafer. First, Figure 8 shows the measured small signal performance of the MMIC at a collector voltage of 3 V and a collector current of 15mA. This bias condition is suitable for a low noise amplifier. The amplifier MMIC exhibits a gain from 13 to 15.5 dB and the input and output VSWRs are less than 2.4 from 3.1 to 10.6 GHz. The measured noise figure of the amplifier MMIC is less than 3.7 dB with the same bias condition, as shown in Figure 9 . Figure 10 shows measured third-order two-tone intermodulation distortion characteristics at a collector voltage of 3.0 V and a current of 30 mA. This bias condition is suitable for the transmitter amplifier. The frequencies of the input signals are 6.0 GHz and 6.01 GHz. The amplifier MMIC exhibited a gain of 16 dB. It is determined that the third order intermodulation intercept point at the input is 0 dBm. At a single tone input signal of 6 GHz, the amplifier MMIC exhibits a 1 dB gain compression point of 6 dBm.
As shown in Figures 8, 9 , and 10, this amplifier MMIC is applicable for both a low noise amplifier and a transmitter amplifier.
These measured performances are slightly lower than the expected performance. From small signal HBT S-parameter analysis, it was derived that the base resistance of HBT in this Table 1 summarizes recently reported Si CMOS, SiGe BiCMOS, and GaN HEMT amplifiers for UWB and similar applications. The wideband amplifier MMIC reported in this paper has exhibited excellent performance with moderate dc consumption.
Moreover, this wideband amplifier MMIC fully covers the UWB frequency band, however, another MMICs using 0.13 µm Si CMOS, SiGe BiCMOS technologies do not cover the full frequency band of UWB.
Conclusion
An ultra-wideband amplifier MMIC applicable to both a UWB front end low noise amplifier and a UWB transmitter amplifier has been designed, fabricated and measured with InGaP/GaAs HBT technology. Simple control of the collector dc bias current allows the amplifier MMIC to have sufficient linearity for the UWB system and to have low noise performance. The MMIC has a noise figure of less than 3.7 dB with a gain of 15.5 dB at a collector dc current of 15 mA, and the MMIC has a gain of 17 dB with a P1dB of 6 dBm at a collector dc current of 30 mA. Comparing state-of-the-art Si CMOS, SiGe BiCMOS and GaN HEMT MMICs, the amplifier MMIC reported in this work exhibits excellent performance with moderate dc power consumption.
The chip size of 0.18 µm CMOS (3) and SiGe BiCMOS (5) 
